The Electronics and Data Acquisition Systems of a CsI(Tl) Scintillating
  Crystal Detector for Low Energy Neutrino Experiment by Lai, W. P. & Collaboration, TEXONO
ar
X
iv
:h
ep
-e
x/
00
10
02
1v
1 
 1
1 
O
ct
 2
00
0
AS-TEXONO/00-06
October 26, 2018
The Electronics and Data Acquisition Systems of
a CsI(Tl) Scintillating Crystal Detector for
Low Energy Neutrino Experiment
W.P. Laia,b, K.C. Chenga, H.B. Lia,c, H.Y. Shenga,d, B.A. Zhuanga,d, C.Y. Change,
C.P. Chena, Y.P. Chena, H.C. Hsua, J. Lid, C.Y. Liangf , Y. Liud, Z.S. Liug,
C.S. Luoa, F. Shid, R.F. Suh, P.K. Tenga, P.L. Wangd, H.T. Wonga,1,
Z.Y. Zhangg, D.X. Zhaoa,d, J.W. Zhaod, P.P. Zhaod, Z.Y. Zhoui
The TEXONO2 Collaboration
a Institute of Physics, Academia Sinica, Taipei, Taiwan.
b Department of Management Information Systems, Chung Kuo Institute of Technology,
Taipei, Taiwan.
c Department of Physics, National Taiwan University, Taipei, Taiwan.
d Institute of High Energy Physics, Beijing, China.
e Department of Physics, University of Maryland, College Park, U.S.A.
f Center of Material Science, National Tsing Hua University, Hsinchu, Taiwan.
g Department of Electronics, Institute of Radiation Protection, Taiyuan, China.
h Nuclear Engineering Division, Kuo-sheng Nuclear Power Station,
Taiwan Power Company, Taiwan.
i Department of Nuclear Physics, Institute of Atomic Energy, Beijing, China.
1Corresponding author: Email: htwong@phys.sinica.edu.tw; Tel:+886-2-2789-9682; FAX:+886-2-2788-
9828.
2Taiwan EXperiment On NeutrinO
1
Abstract
A 500 kg CsI(Tl) scintillating crystal detector is under construction for the studies of
low-energy neutrino physics. The requirements, design, realization and the performance
of the associated electronics, trigger, data acquisition and software control systems are
described. Possibilities for future extensions are discussed.
PACS Codes: 29.40.Mc, 07.50.Qx, 07.05.M.
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1 Introduction
One of the major directions and experimental challenges in neutrino physics [1] is to
extend the measurement capabilities to the sub-MeV range for the detection of the p-p
and 7Be solar neutrinos and other topics. The merits of scintillating crystal detector in
low-energy low-background experiment were recently discussed [2]. An experiment with
a CsI(Tl) detector placed near a reactor core to study neutrino interactions at low energy
is being constructed [3]. In the first data-taking phase, the detector is based on 200 kg of
CsI(Tl) scintillating crystals3 read out by 200 photo-multipliers (PMTs)4 made of special
low-activity glass. The set-up is shown schematically in Figure 1. The eventual goal will
be to operate with 500 kg of CsI(Tl) crystals.
The tasks and requirements of the readout systems are to achieve a low detection
threshold, large dynamic range and good energy resolution provided by the CsI(Tl) and
PMTs, to provide relative timing among individual channels as well as delayed correlated
events for background diagnostics, and to record the pulse shape faithfully for pulse shape
discrimination between γ/e and α-particles [4]. The sum of the two PMT signals for each
crystal module gives the energy while their difference provides the longitudinal position
information. The intrinsic rise and decay times for the emissions from CsI(Tl) are typically
at the range of 100 ns and 2 µs, respectively. A typical signal, as recorded by a 100 MHz
digital oscilloscope, is shown in Figure 2a.
This article describes the requirements, design, construction and performance of the
the electronics, data acquisition (DAQ), and software control systems of this experiment.
2 Electronics System
The schematic diagram of the electronics system is depicted in Figure 3. Every channel of
the “raw” ‘(CsI(Tl)+PMT) signal is amplified and shaped by the amplifier/shaper (AS),
and subsequently digitized by the flash analog-to-digital convertor (FADC). The trigger
system selects relevant events to be read out, while the logic control system provides a
coherent timing and synchronization for the different electronics modules. The stability
and linearity of the system is monitored (and corrected for, if necessary) by the calibra-
tion unit. For optimal adaptations to our applications, as well as for cost-effectiveness
reasons, almost the entire electronics system is designed, constructed and tested by the
Collaboration.
3Manufacturer: Unique Crystals, Beijing
4Hamamatsu CR110-10
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Two industry standards are adopted: NIM-convention for the AS and the various co-
incidence and veto logic modules, while the VME-protocols for the electronics-data acqui-
sition interface. The trigger modules, logic control unit and calibration pulser are “double
height” VME-6U modules, while the FADCs are “triple height” VME-9U modules. All
are single-width modules.
The PMT signals pass through discriminators embedded in the AS module, and the
NIM-level output are transferred to the trigger system. Simultaneously, the pre-trigger
pedestals and the amplified AS pulses are continuously digitized and recorded on the
circular buffers of the FADCs running at a 20 MHz (50 ns) rate. A typical FADC output
signal of an event originated from the CsI(Tl) crystal is depicted in Figure 2b. The
shaping effects can be seen when compared to the raw CsI(Tl)+PMT pulse in Figure 2a.
The integrated area of the signal from two PMTs added together gives the energy of the
event.
Once a signal due to a valid trigger is issued, the logic control system will generate a
pre-defined “digitization gate” which determines the FADC digitalization time duration
for the PMT signals. At the end of the gate, the FADC recording stops, and an “Interrupt”
request is issued to the DAQ software hosted on a Linux-based PC via the VME-bus and a
commercial VME-PCI bus bridge controller. The entire FADC system issues a single DAQ
interrupt request (instead of each per module). The DAQ software response accordingly,
and the data from the FADC circular buffers are read out and saved at computer disks
for further processing. A detailed description of the online/offline DAQ system is given
in Section 3.
The calibration pulser generates and distributes simulation signals to monitor the
functionalities and performances of all channels, helps trouble-shooting for locating noisy
or dead channels and provides them with correction factors for subsequent analysis.
The components of the electronics system are discussed in the following sub-sections.
2.1 Amplifier and Shaper
The schematic diagram of the amplifier/shaper (AS) module is shown in Figure 4. The
AS receives the PMT signals via LEMO cables and provides them with amplification,
filtering, and pulse shaping. In addition, two discriminators per channels are integrated
in the same module. A total of 16 channels are grouped into one module for the AS and
the FADC.
The discriminator threshold levels for the PMT signals are provided by a separate
manually-set threshold voltage adjustor and distributor module. The high one (“HiThr”)
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is for trigger purposes while the low one (“LoThr”) allows recording of all signals minimally
above electronics noise. The settings are constantly monitored by a commercial VME
Charge-to-Digital Convertor (QDC) board5. The discriminator signals, “HDTO” and
“LDTO” for those passing HiThr and LoThr, respectively, are sent to the trigger for
processing by the trigger system.
As shown in Figure 2a, the raw signals originate as a summation of a collection of
single photo-electrons (pe) statistically distributed over a time duration according to the
standard light curve of the CsI(Tl). Therefore, they are several µs in length whose profile
are rough with O(10 ns) spikes due to single pe. In comparison, thermal noise from PMT
appear as the single pe spike with this O(10 ns) width.
The first stage6 of the AS provides shaping at a time constant of 27 ns. It functions
as a charge-sensitive amplifier for short [O(10 ns and less)] signals while remains as a
current-sensitive amplifier for long (> 1 µs) signals. As a result, the single pe spikes are
smoothened relative to the digitization time-bin of 50 ns, such that their amplitude are
reduced to below the LoThr level. Consequently, the trigger threshold can be reduced,
and that the 20 MHz FADC clock rate are adequate and appropriate. The subsequent
stage7 is a slow device providing effective shaping of about 250 ns and 1.6 µs in rise and
fall times, respectively. The overall gain is 3.2 V/mA.
Each AS module is also equipped with a 16-bit shift register, which can give a hit
pattern of the 16 channels on the module. The hit-pattern can be used to generate
trigger decisions and to reduce the reading time of the FADC module. However, in a
low count-rate experiment like ours, the DAQ dead time is not a of critical concern, and
therefore, this functionality of fast hit-pattern measurement is not implemented for the
first operational version of the electronics system.
2.2 Flash ADC
The main tasks of the FADC are to digitize the pulse from the main amplifier/shaper, and
to issue an Interrupt request to the DAQ system. The schematic diagram of the FADC is
displayed in Figure 5. There are 16 channels per module, matching the differential output
signals from the AS delivered to the FADC with flat twisted cables. The resolution is
8-bit and the gain is adjusted such that the full dynamic range corresponds to an input
of 2 V.
5 LeCroy ADC 1182
6Based on Harris IC HA-2525
7Based on Analog Devices IC AD817
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After an event is read out and the DAQ system is ready to receive the next event, a
“Reset” signal is issued to the electronics hardware. The input signal (which are the AS
output) are continuously digitized8, and the data are put into a circular buffer memory9.
of size 4096 bytes (4K in depth and each bin having 8 bit resolution). The digitization
frequency is driven by an externally programmable clock. The hardware limiting rate is
30 MHz, while typically a 20 MHz clock is used.
Digitization is terminated when the external clock stops at the end of a valid event:
that is, typically 25 µs after a trigger is issued at “t=0”. Any subsequent events up to a
pre-selected time (typically 2 ms) are also recorded. The circular buffer points at the last
byte it writes. The valid data on the circular buffer is then read out in the time-reversed
sense, starting with the last byte until some pre-trigger time bins (typically 5 µs before
t=0) which are for extracting the pedestal information.
To enhance the reading speed, the 16 channels on one module are divided into four
groups, and each group takes a 32-bit word for data transfer since the circular buffer for
each channel uses 8-bit per recording. Based on special features to be described in details
in Section 2.4, only those FADC modules with at least one hit above LoThr within the
event duration will be read out.
2.3 Calibration Pulser
The calibration pulser provides the information of dynamical range, linearity, and stability
for all channels. It helps trouble-shooting to locate problematic channels, and provides a
set of online or offline correction parameters.
As illustrated by the schematic diagram in Figure 6, the pulser module consists of
two components: calibration signal generator and distributor. The former generates a
simulated signal, which is then fanned out via the latter to provide the input of the AS
modules for all channels. A non-linearity of better than 0.3% has been achieved for all
channels.
During steady-state data taking, the calibration will be performed several times in a
day to the electronics system via fully automatic software.
8Based on Analog Devices IC AD775
9Elite MT IC UM61256FK
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2.4 Logic Control Unit
The schematic diagram of the logic control unit is depicted in Figure 7. Its main function
is to coordinate and synchronize the interactive actions of the various components of the
electronics and DAQ systems. The designed timing schematic is shown in Figure 8.
After receiving a valid trigger signal which defines the “START” timing, control signals
are distributed by the logic control unit to the various components. The hardware pre-
selectable digitization gate, typically of 25 µs width, is initiated. At the end of the gate, a
“STOP” signal is generated which disables the clocking circuit and the FADC digitization
will stop.
For detailed diagnostics of the background events, it is desirable to record the possible
occurrence of delayed correlated events, such as the 214Bi-214Po decay sequence
214Bi → 214Po + ν¯e + e
− + γ′s (Q = 3.28 MeV ; T 1
2
= 19.8 min) ,
214Po → 210Pb + α (Q = 7.69 MeV ; T 1
2
= 164 µs) .
Full digitization of the entire period far exceeds the available memory space in the circular
buffer. To realize this requirement, a special “cascade-sequence” function is implemented
After the completion of the triggered event, the entire system remains at the read-enable
state capable of recording the pulse shape as well as timing of any delayed activities
above LoThr for the duration of the “STROB” gate, typically set at 2 ms. Delayed events
will initiate another cycle of digitization gate during which FADC digitization resumes,
starting from the last location of the previous events. Relative arrival times of these
delayed events are measured by additional Time-to-Digital-Convertor (TDCs) with 1 µs
resolution. In this way, complete information up to 7 delayed events can be recorded (for
a 20 MHz clock rate at the memory depth of 4K). In addition, the computer clock time
is read out for every event, providing complementary timing information between events.
The measured timing uncertainty is close to the limiting accuracy from the computer
clock resolution of 10 ms. Therefore, the detailed and complete timing sequence of all the
events can be reconstructed offline, providing powerful diagnostic tools for background
understanding and suppression.
A manual switch provides selection of data taking modes either with the cascade-
sequence functionalities or in the single-event mode for calibration purposes.
An Interrupt (“INTE”) signal is issued to the DAQ system at the completion of the
STROB gate. The DAQ system starts transferring the data from the FADC memory and
other locations to the hard disk storage space in the computer. When data acquisition is
successfully completed, a “RESET” signal is distributed to the entire system to turn it
back to the read-enable state for the next event.
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The INTE signal instructs the DAQ system to read out a valid event. For DAQ
efficiency and data suppression reasons, only those FADC modules with valid data are
read out. This is achieved when an “EVENT” signal is issued from an AS module via
its respective FADC module to the DAQ system. This signifies at least one channel
having a data record above LoThr, and data will be read out from all 16 channels in
this module. Software zero suppression is performed online and instantaneously to those
channels without any signals above LoThr.
2.5 Trigger System
The trigger system is responsible for selecting events to be recorded. The schematic
diagram is displayed in Figure 9. A logic FAN-IN of the signals from all the cosmic veto
scintillators, after a coincidence requirement within individual panels, generates the “VIN”
pulse. The veto action is extended over a hardware select-able “veto period”, typically
of 100 µs, to get rid of background due to delayed cosmic-ray neutron-induced activities.
The signal-definition line “SIN” is a logic FAN-in from selected signals from the CsI(Tl)
target.
Four software select-able trigger modes are implemented to serve various data tak-
ing purposes: T1 = SIN, T2 = VIN, T3 = SIN +VIN, and T4 = SIN + V¯IN. The “physics
trigger” is provided by T4, while T3 is used for dedicated data taking for cosmic rays,
while T1 and T2 are for diagnostics and debugging purposes. In steady-state data taking,
the “trigger menu” consists mainly of T4 with a small sample T3 and calibration pulser
events taken once every several hours for monitoring and calibration purposes.
The definition of SIN depends on the selection requirements based on the hit-pattern
input from the various CsI(Tl)+PMT channels. For low count rate applications such as
neutrino physics experiments, the trigger conditions can be kept loose and minimal, and
can be fine-tuned to be optimized for specific physics focus.
The “minimal bias” trigger is a simple coincidence between both PMTs corresponding
to the same crystal module, whose pulse height are above the HiThr discriminator level.
This is realized by having the “left” PMTs connected to one AS module, and the “right”
ones to another. A coincidence from the HDTO lines of these modules, followed by a
logic FAN-IN circuitry provides the SIN line. Detailed selection of signal events from the
background (for instance, events with a single hit versus those with multiple hits) can be
carried out with subsequent offline analysis.
The trigger system is equipped with other diagnostic tools, like hit-pattern units for
the cosmic-rays veto panels, scalers for recording various count rates (like the trigger and
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veto rates), as well as TDCs for measuring various timing (like the time between cascade
sequence, as well as that between the SIN and VIN lines). The time between the most
recent veto pulse and a valid trigger is recorded for diagnostic purposes.
3 Software System
The tasks of the software system are to perform data acquisition of the electronics dis-
cussed in Section 2, to operate a slow control system for the high voltage supplies and
other ambient parameters, as well as to provide event display and monitoring graphic
output. These functions are constructed in different programming languages and with
different software tools, and work together in one single PC which runs on the Linux
operation system. For security reasons, remote access and control to the reactor site can
only be done with a telephone line dial-up solution.
The schematic framework of the software system, as well as the data flow, are depicted
in Figure 10. The FADC data are recorded on hard disks. Only minimal bias selection
criteria are applied online. Event display for data-taking quality checks are provided for
the on-site data taking.
At steady-state data-taking, the experiment is expected to be attended manually once
per week. Filled-up hard disks will be replaced by new ones and brought back to the home-
base laboratory where the data are copied into CDs and Exabyte tapes as permanent
storage media. Meanwhile HBOOK[5] N-tuples are prepared for the storage of refined
data which passes some technical event filter criteria and contains useful reconstructed
quantities, such as energy depositions and longitudinal positions, from the pulse shape
information. The refinement process of raw data to N-tuples can be iterated as many times
as needed based on better understanding on experimental running conditions and detector
calibrations. The calibrated N-tuples are then distributed to collaborating laboratories
for further physics analysis.
Details of the various components are described below.
3.1 Data Acquisition
The schematic architecture of the data acquisition (DAQ) software system is shown in
Figure 11. The system provides control to the experimental running parameters, accesses
valid data from the VME electronics modules, and saves them on to hard disks.
The host computer is a PC running with the Pentium III-500 processor using RedHat
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Linux as the Operation System. The PC masters the VME slave modules on both the 6U
and 9U VME crates via a commercial Adaptor system10 which provides communication
between the VME-bus and the PCI-bus.
The DAQ software can be divided into two components in kernel and user space. The
program written at the Linux kernel space provides low-level access to the VME-PCI
Adaptor, and serves as a device driver which uses the kernel functions and provides the
entry-point where user-space programs can communicate with the hardware.
The Tk/TcL-based graphics user interface package is equipped with various oper-
ational dialogues, including Start/Pause/Stop buttons and pull down menus for other
functionalities for electronic module tests and regular DAQ operation. Various input fields
are provided, where running conditions and parameters can be configured, file names and
directory paths can be specified, and operational comments can be recorded. A function
for pre-scheduling different trigger modes is also available which enables automatic se-
lection of trigger conditions within the same data taking period. All control buttons in
the dialogues are responded by their respective call-back functions at the kernel level of
Linux.
3.2 Slow Control
The slow control system serves to record and monitor the high voltage (HV) power sup-
plies for the CsI(Tl) and veto scintillator PMTs, as well as other ambient and operation
parameters.
The high voltage system is based on a dedicated main-frame crate11 operating on
special HV modules12. Each HV supply is distributed to two PMTs at the detector level.
There are 12 HV supplies in each module and 16 modules can be inserted into one crate,
so that a crate can handle 384 channels altogether.
The crate is internally equipped with a micro processor, adequate RAM space, and
communication ports which can receive and execute external commands or return the
voltage and current status of the individual channels. The serial port communication
are adopted (the other option is the Ethernet) via a RS-232C cable to the DAQ PC. In
principle, one PC can host up to 4 serial ports with each port driving one crate, such that
future expansion of the system is straight-forward.
A VT100-based socket program is used to communicate with the PC serial ports using
10SBS Bit-3 Adaptor
11LeCroy 1458
12LeCroy 1461
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multiple Linux threads. Control and monitoring is achieved both locally on the console
PC or remotely via the PPP (Point-to-Point Protocol) dial-up connection from home-base
laboratories, as described in Section 3.4.
Slow control data such as output voltages and currents measured by the main-frame
processor are recorded by the socket program on the hard disks of the DAQ PC, at a
typical frequency of once per 10 minutes. Subsequent monitoring software packages can
detect the voltage or current fluctuation, and warning or fatal error messages will be
issued in case of alarms. Appropriate actions will be taken automatically, like voltage
ramp-up for a tripped HV channel.
Other ambient conditions like temperature readings from thermostats, as well as oper-
ating parameters like the HiThr and LoThr values, are read out by a QDC module5. The
cumulative count rates over a data-taking period from the CsI(Tl) target and the veto
panels (the SIN and VIN lines, respectively) are measured by a scaler module
13. Both of
these are read out by the main DAQ program, at a typical frequency of once every hour.
The slow control functions consume very little CPU time, and therefore does not affect
the DAQ speed, such that both operations can both be handled by a single PC without
interference on the actual performance.
3.3 Display and Monitoring Graphics
A PAW-based [6] event display and monitoring program enable data quality check on-
site from the information provided by the pulse shape, energy spectra, hit map, and
calibration pulser analysis. Both real-time and on-disk raw data can be accessed. The
graphics panels paged with these specific functional buttons are implemented with PAW
executable files, and can be linked together and switched with each other on the HIGZ [7]
window.
A clone of this program is duplicated on an off-site PC with an extra function which
allows automatic data transfer (using a batch ftp shell script) from the on-site DAQ PC.
To avoid the traffic caused by the low bandwidth of the networking telephone line, as
discussed in Section 3.4, only a summary data in the format of HBOOK N-tuples and
histograms are transferred back to home-base laboratories on a daily basis for offline
monitoring and analysis.
13CAEN V260
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3.4 Network Connection
Owing to security reasons, the on-site computer can only be accessed via telephone line
from home-based laboratories, as depicted in Figure 10, to decouple the connections from
the reactor plant’s internal Ethernet network. The PPP system is adopted for the network
connection of the on-site DAQ PC and the off-site PC, which serves the entry point for
other off-site computers. Under the PPP client-server mode, the on-site PC is configured
as the PPP server, whose modem can automatically pick up a dial-up connection request
from the off-site PPP client, which get its IP address from the server.
Both the server and client are equipped with 56k bit-per-second(bps) modems, and the
bandwidth is limited by the quality (9.6k bps) of the existing internal telephone circuitry
of of the reactor plant. An average networking speed is around 4.8k bps is achieved. This
is adequate for monitoring purposes when no large amount of data transfer is involved.
4 Performance
The electronics and data acquisition systems with a total of 200 readout channels has
been in robust operating conditions taking data from the prototype crystal modules at
the laboratory. The readout scheme essentially preserves all energy and timing informa-
tion recorded by the detector, providing powerful diagnostic tools for rare-search type
experiments.
Using the input from the precision calibration pulser, the overall linearity of the re-
sponse of the electronics and data acquisition systems is better than 0.3%. The RMS of
the pedestal is equivalent to 0.30 FADC-channel corresponding to 2.3 mV baseline noise
at the input level of the FADC. The resolution of the measured pulser-charge as a function
of pulse amplitude, in the unit of FADC-channel, is displayed in Figure 15. The readout
capabilities are much better than the detector response such that the overall performance
parameters of the experiment are limited by the detector hardware.
The typical signals from the CsI(Tl)+PMT and the FADC outputs are displayed in
Figure 2a and 2b, respectively. The fall times are different between γ/e and α events, as
shown in Figure 12, providing a basis of particle identification. A typical cosmic-ray muon
traversing a prototype detector set-up with 7 crystal modules is presented in Figure 13.
The integrated sum of the signals from both ends of a crystal module gives the energy
information of the event. A typical energy spectrum due to a 137Cs source is depicted in
Figure 14. A energy threshold of less than 50 keV is achieved. The full-width-half-max
(FWHM) resolution at 660 keV is about 10%. This energy corresponds to pulses with
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around 50 FADC-channels in amplitude, which implies, based on Figure 15, a readout
contribution of 1.6% to the resolution effects at the 137Cs energy.
The system dead time is due to the contributions of two factors: (1) veto dead time,
which is the veto rate multiplied by the inactive time per event (typically 100 µs), and
(2) DAQ dead time, which is the time needed to read out the FADC and other modules
(that is, the time after the STROB gate till the RESET pulse, as displayed in Figure 8).
The DAQ dead time depends on the complexity of the events. To illustrate the range,
the typical dead time is 16 ms to read out and zero-suppress the simplest event where
there is a single hit without delayed cascade, requiring only one FADC per event to be
handled. The corresponding dead time for the read-out of 9 FADCs each having 7 delayed
cascade per event is 700-800 ms. Typically, in situations like calibration data taking with
radioactive sources which give high count rate but simple hit-pattern, and where the
delayed cascade functions are disabled, a DAQ rate of 100 Hz can be sustained.
5 Summary
An electronics and data acquisition system for low energy neutrino physics experiment,
based on CsI(Tl) scintillating crystal as detectors with 100−500 readout channels, has
been successfully designed, built and commissioned. It is modular by design and flexible
in applications, such that the system can be adapted, as a whole or in parts, for other
purposes.
There are several possible future upgrades which can further enhance its capabilities.
The amplifier/shaper modules are equipped with shift registers such that a hit-pattern
can be extracted if necessary. The readout time can then be reduced with this prior
knowledge of what channels to read. Similarly, the trigger conditions employed for the
current experiment are very loose and with minimal bias. With the exact hit-pattern
information extracted, more sophisticated trigger selection criteria can be devised. Both
functions are not critical for low count rate, low occupancy experiments, but may be
desirable for higher trigger rate applications like in a high energy physics environment.
The current application requires a large dynamic range from about 10 keV (several
photo-electrons) to 50 MeV (cosmic-ray muons). Although the FADC utilizes an 8-bit
digitization scheme, its capabilities are beyond a 28=256 fold dynamic range, since the en-
tire pulse with a few hundred data-points are measured for every event. Over-scale signal
manifest itself as event with a “flat-top”, the duration of which provides a measurement
to the energy of the event. Using this feature [8], the desired range can be covered even
13
with a readout system with an 8-bit resolution in amplitude.
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Figure 1: Schematic drawings of the CsI(Tl) target configuration, showing a 2(Width)X
17(Depth)X15(Height) matrix. Individual crystal module is 20 cm long with a hexagonal
cross-section of 2 cm edge. Readout is performed by photo-multipliers at both ends.
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(a)
(b)
Figure 2: (a) Raw input signal from CsI(Tl)+PMT as recorded by a 100 MHz dig-
ital oscilloscope. Time axis: 1 µs per box. (b) Output signal after shaping from the
Amplifier/Shaper as recorded by the FADC. Time axis: 5 µs per 100 FADC time bin.
16
Sto
p
Sta
rt
Cl
oc
k
Hi
t1-
Hi
t7
Cl
oc
k
CsI  detector
from
MAMP
SOR
SOR
Trigger
LSGF
LCON
Clock
LSGF LSGF
FADC
LSGF
Computer
Controller
(Bit 3)
FADC:
Clock: Clock circuit ;
Logic Signal Fan-out ;
Flash ADC ;
Cl
oc
k
-1/12 H threshold
-1/12 L threshold
CALD CALG
Inte
HTDO
HT
DO
LT
DO
Sh
ift
Tr
ig
In
te
Str
ob
Ga
te
1182:
SOR:
LSGF:
Signal OR ;
LeCroy QDC
M
E
B
V
U
S
Re
se
t
Re
se
t
Ca
lv
Re
se
t
L 
thr
esh
old
H 
thr
esh
old
Str
ob
Hi
tm
ap
 si
gn
als
LSGF
LTDO
Reset
Event
MAMP:
LCON:
CALG:
CALD:
THVG:
Amplifier with 16-Channels ;
Logic Control Circuit ;
Calibration Signal Generator ;
Threshold Voltage Generator ;
Calibration Signal Distributor ;
1182THVG
Cosmic ray VETO signals
Figure 3: A schematic diagram of the electronics system.
17
1/3
1/4
SCLK
LTDS1
Strob
Reset
Event
LTDO
HTDO
1/4
Driver
Driver
Pre-Amp Post-Amp
Post-AmpPre-Amp
CH16
CH1 CH1  out
H threshold
L threshold
CH16  out
Logic
"OR"
Shaper
TTL/NIM
Register
Shift
NIM/TTL
Register
2
2
Disc
Disc
Disc
Disc
Figure 4: A schematic diagram of the amplifier/shaper module, which contains 16
channels each with 2 discriminator outputs.
18
shifter
Circular
address
register
FADC
TOP
amp.
Vb
BottomDC
write/read
processing
Clock
processing
circuitry
fire - related logic
trig - related logic
S
U
B
Vt
Master
control logic
16 X Vin
memory driver
Bus
Int
circuitry
Buffer
Final
32bits
V
M
Clock
E
Figure 5: A schematic diagram of the FADC circuitry. There are 16 channels in a
module.
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Figure 7: A schematic diagram of the logic control unit.
21
2ms
50us
Reset
Event
FADC
out
~200ns
Valid dataValid data
Stop
Inte
Clock
Strob
Start
Trig
LTDO
PMT
out
Shaping
out
HTDO
H threshold
L threshold
Figure 8: The timing sequence in a typical event.
22
SOR
SOR
SYSRST
VOR
Trigger
TCTL
CRVT
Cosmic
TIST
Timing T1-T4
Scaler S1-S4
So
Vo
Trigger
LE
VIN
SIN
Cosmic
Hitmap
CRHM
Scaler
Timing
mode
Signal  OR
Control
R1
PMT
From
From
Trig
Scintillator
AMP
U
B
E
M
V
S
HTDO
DISC
Figure 9: A schematic diagram of the trigger system.
23
R
S
23
2 
C
ab
le
S
B
S
 B
it3
 C
ab
le
LINUX
HD
HD
HD
Physics Analysis
VME bus
...etc
FADC, Calibration, Clock,
Ethernet
Monitoring
CD
TAPE
LINUX HD
HD
HD
Raw
Data
Farm
Offline
Data
Farm
TAPE
CD
Telephone line
Portable HD
Offline Data Process
Channel/Event Filter
Data refinement/calibration
Stored as Ntuples
Pulse shape rebuilt
Online
Offline PC
and electronic
To detector
On-Site Home-Base
HV
LeCroy 1458
Slow control: PC
online monitoring: PC
S
B
S
 B
it3
 P
C
I A
da
pt
or
S
B
S
 B
it3
 V
M
E
 A
da
pt
or
Figure 10: A schematic diagram of the online and offline software architecture, indicating
the data flow
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Figure 11: A schematic diagram of the data acquisition system, and the inter-connections
with the electronics crates.
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αγ
Figure 12: The average pulse shape of events due to γ-rays and α-particles as recorded
by the FADC module. Their different decay times provide pulse shape discrimination
capabilities.
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END
SIDE
Figure 13: A typical cosmic-muon event recorded by a 7-module/14-channel prototype
detector, showing both the end and side views.
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Figure 14: The measured energy spectrum of a 137Cs source. The FWHM resolution at
660 keV is about 10%.
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Figure 15: The variation of FWHM resolution of the calibration pulser-charge as a
function of pulse amplitude in units of FADC-channel. The full range of 255 corresponds
to 2 V at the input level of the FADC.
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